FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6020 Discussions

AXI - Without Write channels as a Qsys component

Altera_Forum
Honored Contributor II
1,041 Views

I have an AXI component that only needs to read so it does not implement the AXI write channels. Using the component editor in Qsys this gives errors. 

 

Any way around this? I guess I can create dummy AXI Write channel signals and tie off the outputs and not connect the inputs.
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
99 Views

What kind of errors?

Altera_Forum
Honored Contributor II
99 Views

 

--- Quote Start ---  

What kind of errors? 

--- Quote End ---  

 

 

 

Hello Steve, 

 

Qsys says it is missing the address write and write data channels. It's perfectly legal to create an AXI component that just writes or just reads. So this should not be an error. 

 

I added the address write and write signals and tied off the outputs driving the rest of the AXI interconnect.  

 

Cheers, 

 

Tom
Altera_Forum
Honored Contributor II
99 Views

Hi, Tom! 

 

You say it was the Component Editor that gave errors or Qsys when you tried to use the component? Very strange.
Altera_Forum
Honored Contributor II
99 Views

Yes the component editor gave the errors.

Reply