FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

About Parallel flash loader and CPLD

Altera_Forum
Honored Contributor II
782 Views

Hi, 

I have a question about the Altera Parallel flash loader IP. 

I have an Altera DE1 board and i have tested this IP with the embedded Flash memory in the DE1. 

All works great, thanks for the AN386 docs. 

 

I want to start a low cost project with juste one CPLD ( MAX II EPM 240 ) and a Spansion 8Mo Flash memory ( S29GL064). 

According to the docs this memory is compatible. 

 

Is it possible to use PFL for programming the Flash memory with JTAG connection over this low cost CPDL instead an FPGA ? 

 

Thanks in advance
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
83 Views

Hi, 

 

I am facing a similar situation, where I want to use Cyclone II (on DE2 board) to write to a Parallel Flash memory, using the GPIO ports. 

 

I won't be using the flash memory, for FPGA configuration, but for another project, where I need an EEPROM (Parallel).  

 

1) Were you able to program the device using the Max II? 

2) When we use PFL IP, does it add any overhead in the flash memory? 

3) Is it easy / possible to use a text file (e.g. MIF memory Init file) with binary, hex values to write to the memory? 

 

Thanks in advance :-)
Altera_Forum
Honored Contributor II
83 Views

Another related question.. 

After a flash has been burned, can it be safely soldered without risk of data loss / corruption. Are there any recommended precautions to take.. (ESD.. Solder Temp..)
Reply