FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5745 Discussions

About transceiver power-up calibration of arria 10

lambert_yu
Beginner
247 Views

Hi sir,

    I am facing one confused problem about power-up calibration sequence of arria 10:

   From the transceiver section 7.3, It said that " If a system has an FPLL, an ATX PLL, and channels, the fpll cal_busy signal goes low first. The ATX PLL cal_busy signal goes low after the channel' tx_cal_busy and rx_cal_busy signals". But From the figure 284, the sequence is ATX_PLL Calibration --> fPLL Calibration ---> RX & TX PMA calibration, I think that means: ATX PLL cal_busy goes low first, then fPLL, finally, RX&TX cal_busy.  Right? If so, is not the content before and after controdictory?

 

  Best regards,
Lambert

0 Kudos
1 Solution
CheePin_C_Intel
Employee
237 Views

Hi,


As I understand it, you have some inquiries related to the calibration sequence for the A10 XCVR blocks. For your information, you should refer to the Figure 284 and Figure 286 for the calibration sequence which should be ATX -> fPLL -> PMA. There should be some typo at the initial description. Sorry for the inconvenience.


Please let me know if there is any concern. Thank you.


View solution in original post

4 Replies
CheePin_C_Intel
Employee
238 Views

Hi,


As I understand it, you have some inquiries related to the calibration sequence for the A10 XCVR blocks. For your information, you should refer to the Figure 284 and Figure 286 for the calibration sequence which should be ATX -> fPLL -> PMA. There should be some typo at the initial description. Sorry for the inconvenience.


Please let me know if there is any concern. Thank you.


View solution in original post

lambert_yu
Beginner
235 Views

Hi,

   So from your view, I think that the switch to low sequence of cal_busy is ATX--> fPLL-->PMA according to the figure 284 & 286, right? If so, I think that's reasonable.

 

B.R.

Lambert

CheePin_C_Intel
Employee
225 Views

Hi,


Yes, your understanding is correct. The right sequence is ATX -> fPLL -> PMA. Thank you.


CheePin_C_Intel
Employee
209 Views

Hi,


I believe the initial inquiry has been addressed. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.



Reply