FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6354 Discussions

Address Span Extender burst properties

MikeUwe
Beginner
‎05-31-2021 08:19 AM
328 Views

I can nowhere find any useful documentation about burst properties of the Qsys address spawn extender.

How large should it be or has it to be, from what other properties of the NIOS2 is that dependent (cache line size?, DDR3 memory, others?)

What is the consequence if smaller or larger than ... ?

 

Preview file
151 KB
0 Kudos

Link Copied

1 Reply
EricMunYew_C_Intel
Moderator
‎07-05-2021 11:14 PM
282 Views

The maximum burstcount width is determined by your slave device attached to the address span expander.


0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.