FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5885 Discussions

Address problem of custom IP

Altera_Forum
Honored Contributor II
758 Views

I'm a freshman learning Qsys and Avalon-MM. And I'm making a master and a slave to test typical transfer function. But, I find when I write 4 words to 4 addresses from the master, while, the slave recieve one address. 

 

I don't know why it always fails to insert images... 

 

The signals: 

master address send: 1...2...3...4...5...6...7...8... 

address the slave recieve: 1................2.................
0 Kudos
0 Replies
Reply