FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5986 Discussions

After reconfiguration the phase of a PLL, The oscilloscope can't detect the change

LZhao1
Partner
204 Views

Perform a dynamic reconfiguration to a PLL to change phase refer to AN661, we can see a correct function in both simulation and STP, but when output the clock to a FPGA pin, use a oscilloscope to monitor,cannot find any change on oscilloscope screen.

STP.jpgsimulation.jpg

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
101 Views

Hi ,

I got the update the above issue got resolved, let me know still you need further support

Reply