FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Altera Frame Buffer Input and Output

Honored Contributor II

Hello All, 


The Altera Frame Buffer IP takes the frame from its Avalon ST sink and stores it to the DDR2 then read it back and output it via its Source. Can anyone confirm that at the same time the data output (from the FB Source) and the data input (in the FB sink) represent respectively the old frame and the current frame ? And those 2 frames are they synchronized ? I mean are they output at the same time ?  

And if there a latency between the two frames how can I eliminate it ? 2 SCFIFOs will do it I think ?  






Best regards
0 Kudos
2 Replies
Honored Contributor II

This component always buffers entire frames. So, the output is always at least 1 frame older than the input, and there is always at least 1 frame quantum of latency. 


If you are simply trying to resolve timing differences between your input and output sides, yes maybe you can get away with onchip FIFO. If you were drawn to the Frame Buffer because you hoped it was a really big FIFO working via offchip memory, sadly it is not.
Honored Contributor II

Hello ted, 


Thank for replying  


Actually yes I'm just trying to resolve the timing differences between the sink and the source. 




Best Regards