FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6381 Discussions

An error was reported for the IOB setting

MHMT
Beginner
564 Views

I want to input the odr, DCLK dout0, dout1, dout2, dout3 into IOB, HTML code is as follows, but in the end the compile time error.

7S`FDO}BA$M)GTX46C0BN@F.jpgL5OGA1T9{)`QQYX3[K$1{MX.jpgTV)(6HYAJYHZE1$D{S[4J)R.jpgQA7K%L3DAJS6(F[0_D%@7O4.jpg

0 Kudos
3 Replies
AqidAyman_Intel
Employee
513 Views

Hello,


Thank you for reaching out Intel FPGA Community.


Based on the snapshot you shared, it shows a syntax error which means the issue is in the line or statement in the code which does not conform with the Verilog syntax rules. I would recommend you check first on any possible syntax error in the code or upgrading the Verilog version to the latest one and see if the issue is resolved.


Regards,

Aqid


0 Kudos
AqidAyman_Intel
Employee
459 Views

Hello,


Do you have any update for my last comment?

Did you still observe the issue from your end?


Regards,

Aqid


0 Kudos
AqidAyman_Intel
Employee
423 Views

As we do not receive any response from you on the previous question/reply/answer that we have provided, please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


0 Kudos
Reply