FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Architecture/VHDL code for Hash Table IP Lookup

Altera_Forum
Honored Contributor II
‎03-05-2011 10:22 PM
1,410 Views

Anyone know or have the Architecture/VHDL code for Hash Table IP Lookup. 

I have no idea how to design that.Help me please..
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-14-2011 12:26 PM
641 Views

Hi,  

 

You will probably find useful the paper "Routing Lookups in Hardware at Memory Access Speeds"  

 

http://citeseerx.ist.psu.edu/search;jsessionid=c675335470a6e038d5094d0b79999862?q=dir-24-8&submit=search&sort=rel 

 

Regards, 

Jose.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.