I am unable to get the example design up and running with the Aria 10 PCIe express example design with SR-IOV. This is covered in Section 2 of the following documentation:
I am simulating using model sim. After invoking ld_debug, I am getting hierarchy errors saying the following:
For more complete information about compiler optimizations, see our Optimization Notice.