FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5890 Discussions

Aria 10 PCIe Avalon Stream SR-IOV Example Simulation

agula
New Contributor I
378 Views

Hi,

I am unable to get the example design up and running with the Aria 10 PCIe express example design with SR-IOV. This is covered in Section 2 of the following documentation:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_a10_pcie_sriov.pdf

I am simulating using model sim. After invoking ld_debug, I am getting hierarchy errors saying the following:

 

Thank you

0 Kudos
4 Replies
mark_lee
New Contributor I
283 Views

hi agula

where can i downloal the SR-IOV example for  ariia10 device?

 

thanks!

agula
New Contributor I
276 Views

Hi,

Should be in the IP folder of your Quartus download. The examples should be marked SRIOV.  I used the 2 PF and 4VF example design. If you load the .qsys file into platform designer you should be able to generate a test bench for the system.

mark_lee
New Contributor I
264 Views

Hi  Agula

    Thanks for your help .

mark_lee
New Contributor I
234 Views

hi agula 

   i simulating in ModelSim  and get an same errors with you 

model sim.jpg

Reply