FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

Arria 10 PCIE lane reversal

CLeon14
Beginner
310 Views

From my understanding on the PCIE user guide. The PCIE IP supporting lane reversal. But I can't see the setting in the IP gui. Is it the lane reversal is done automatically?

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug-01145_avmm-1...

0 Kudos
1 Solution
SengKok_L_Intel
Moderator
205 Views

Hi Chee Leong,

 

By referring to page 161 in the following link, the PHY layer implementing auto lanes reversal, no setting in the IP GUI is needed as I can see.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_a10_pcie_avmm.pdf

 

Regards -SK

View solution in original post

3 Replies
SengKok_L_Intel
Moderator
206 Views

Hi Chee Leong,

 

By referring to page 161 in the following link, the PHY layer implementing auto lanes reversal, no setting in the IP GUI is needed as I can see.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_a10_pcie_avmm.pdf

 

Regards -SK

CLeon14
Beginner
205 Views

thanks!

SengKok_L_Intel
Moderator
205 Views

This is to inform you that, I am putting the status of this case to close-pending. If you’re still in need of assistance, please reopen this case within the next 20 days.

Reply