FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5887 Discussions

Arria 10 PCIe SRIOV IP Link Training

agula
New Contributor I
150 Views

Hello,

The Arria 10 PCIe HIP fails link training when the machine is rebooted. The only way link training works is If the computer is powered off and then turned on. Does this have to do with reset the signaling?  This makes it much more tedious for testing. 

Best 

0 Kudos
2 Replies
SengKok_L_Intel
Moderator
134 Views

Hi,


This is unexpected if the link training fails after reboot. Do you capture the signal tap with LTSSM and PERST for both pass and fail cases?


Regards -SK


SengKok_L_Intel
Moderator
118 Views

If further support is needed in this thread, please post a response within 15 days. After 15 days, this thread will be transitioned to community support. The community users will be able to help you with your follow-up questions. 


Reply