FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5741 Discussions

Arria 10/Stratix 10 PCIe SR-IOV DMA

agula
New Contributor I
272 Views

Hello,

 

Is there any design references that use DMA for PCIe SR-IOV.  I would like to initiate DMA request from the PCIe endpoint. All the examples in the user guide only handled mem writes and completions. Where can I find information on this  ? 

 

Thank you 

0 Kudos
2 Replies
agula
New Contributor I
251 Views

Can anybody provide any insight on this ? All example designs show Avalon ST interface to Avalon-MM with burst. I would like to know if there's an example design that up-stream DMA. Host to FPGA and FPGA to host.

 

Thanks! 

Rahul_S_Intel1
Employee
214 Views
Reply