FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6352 Discussions

Arria 10 development board not recognized correctly via PCIe connection to PC

FZOVK
New Contributor I
‎02-08-2019 08:08 PM
1,105 Views

We have the DK-DEV-10AX115S-A Arria 10 development kit and are connecting it to a Linux PC via PCI Express. We have reconfigured the Arria 10 with our own code, which contains the "Avalon ST interface for PCI Express" IP, and we have had problems getting the board to be recognized and configured properly with the motherboards we have tested with.

 

A number of different motherboards we have connected the development board to do not recognize the board at all, including in their BIOS. The same PCIe ports on these motherboards do not have any trouble recognizing other devices.

 

On the motherboards that do recognize the Arria 10 board, we have only seen the board configured as PCIe Gen1, whereas we have designed and loaded a Gen2 interface (8x) into the FPGA.

 

Any thoughts on how we can get the board to consistently be recognized by our motherboards, and configure as 8x Gen2, would be appreciated. Thank you.

0 Kudos

Link Copied

1 Reply
Nathan_R_Intel
Employee
‎02-14-2019 06:08 AM
353 Views
Hie Frank, It is not expected that Arria 10 development kit to show device cannot recognized across multiple motherboards. I will suggest to first try to replace your design with Example design generated by Quartus Prime Pro using Avalon ST for Gen2x8 configuration. Then, please install the included Quartus feature driver and check if your motherboard can recognize the device. If this shows the device can be recognized, then i will primarily suspect your design. Please compare the Example Design generated by Quartus and your design. Please refer to following document on generating Example Design using Quartus: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-dex-a10-pcie-avst.pdf If Quartus Generated design still fails, then we need to debug what is causing the failure. We need to first determine if the Pysical Layer can achieve L0. Please signaltap the LTSSM state and let me know. I can help analyze and advice accordingly. Hope, my reply gives you some guidance on how to debug your issue. Regards, Nathan
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.