Arria II GX with PCIe and 4 independent SerialLite channels

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Arria II GX with PCIe and 4 independent SerialLite channels

849 Views

Hi,

we try to implement a PCIe interface with 4 lanes and 4 independent SerialLite channels with 1 lane in an Arria II GX device (EP2AGX125) and have a problem with reconfiguration (ALTGX_RECONFIG). SerialLite needs reconfig for offset cancelletion. In our test scenario all SerialLite channels should be placed in transceiver block GXB1, using the 4 channels.

Is there a way to connect the reconfig block to GXB1 with the 4 SerialLite channels or is only 1 SerialLite channel in a GXB possible. How must the 4 sets of reconfig_fromgxb and reconfig_togxb lines be connected to the only 1 allowed reconfig block there. A critical warning is produced when reconfig is switched off (reconfig_togxb = 4'b0010 to all SerialLite channels), but this seems to be the single way to fit the example.

Thank's

Flozzi

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.