Showing results for 
Search instead for 
Did you mean: 
Honored Contributor I

Arria V DDR3-HMC with UniPHY



I got some problems with the DDR3-Controller and after spending some days to find a solution i hope you can show me what im doing wrong. 

To figure out my problem, I used one of the starterkit examples for the ddr3-controller and build the smallest possible design and.... it wont work. When I deassert the DDR3-Controller I can open the System-Console and see the JTAG Master and can do read and write operations to the slaves. When the DDR3-Controller is asserted in QSys, I cant even see the JTAG Master in the System-Console.  


Following the Altera QSys Design example, i found this diagram and tried to build it that way, also without success.  


System-Console cant find any Master with the Command : get_service_paths
0 Kudos
0 Replies