FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

Arria V, Hard DDR3 controller, OCT-RZQ questions

Altera_Forum
Honored Contributor II
‎11-08-2013 03:09 PM
980 Views

Hi  

 

I'm currently implementing 2 DDR3 hard controllers on my Arria GX A5. This occupies Banks 7B/C/D and 4B/C/D. Additionally I need to place an OCT_RZQ for each one, which additionally occupies banks 7A and 4A with two SSTL-15-Inputs. Banks I dearly require for 1.8V/2.5/3.3V. 

 

Now I learn that SSTL-15-Inputs are powered by Vccpd (i.e. 2.5V). Why does Quartus II deny then to assign 2.5V pins to banks (7A and 4A) although I don't have any 1.5V-Outputs on those banks? How do I have to deal with that issue?  

 

Thanks!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-09-2013 02:13 PM
239 Views

Hi majestix, 

 

you can also try to share the oct pin : 

http://www.alteraforum.com/forum/showthread.php?t=43126 

 

regards,
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.