Arria V PCIe Hard IP sees stale data

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Arria V PCIe Hard IP sees stale data

886 Views

Can anyone explain this failure ... I am looking on the X1 link but need to verify if the write data in the FPGA went to the correct IMEM location.

Looks like the write data is returned after the third read.

Reloading the FPGA appears to correct the issue ....

Thanks in Advance

158 KB

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.