FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5953 Discussions

Arria V PCIe Hard IP sees stale data

Altera_Forum
Honored Contributor II
808 Views

Can anyone explain this failure ... I am looking on the X1 link but need to verify if the write data in the FPGA went to the correct IMEM location. 

 

Looks like the write data is returned after the third read. 

 

Reloading the FPGA appears to correct the issue ....  

 

Thanks in Advance
0 Kudos
0 Replies
Reply