FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6612 Discussions

Arria V from TSE to 2.5G

host
New Contributor I
998 Views

A system is currently using an Arria V with the Triple Speed Ethernet IP in PCS only configuration. The design is successfully communicating with other SGMII capable devices at 10/100/1000 speeds.  

shaiko_0-1748032182622.png

A requirement arose to add 2.5G SGMII support on the same device maintaining backwards compatibility with the lower 10/100/1000 speeds we already support.

What Intel IP can support that ?

 

 

Labels (1)
0 Kudos
7 Replies
paveetirrasrie_Intel
883 Views

Hello,


Good day to you.

You may consider V-Series Transceiver PHY IP :

https://www.intel.com/content/www/us/en/docs/programmable/683171/current/about-the-1g-2-5g-5g-10g-multi-rate.html


Regards,

Pavee


0 Kudos
host
New Contributor I
869 Views

Thanks for your input.

The FPGA in question is an Arria V: 5AGXBA5D6F35C6

1. Will this IP work on any GBx transceivers the device has ?

2. What about lower speeds ? Can the IP you suggested support  10/100/1000 as well as 2.5G ?

 

 

0 Kudos
paveetirrasrie_Intel
834 Views

Yes it can be done but we have not validated it.

What I would suggest is if you want to support both backplane 2.5G and standard 10/100/1000M, you may use TSE IP for SGMII interface and use transceiver PHY IP for 2.5G SGMII/1000Base-X and add control logic to switch interfaces based on detected link type.


Regards,

Pavee


0 Kudos
host
New Contributor I
785 Views

Regarding your suggesting of "add control logic to switch interfaces based on detected link type"

How do you suggest to do that ?

From what I see, the IP populates the fabric up to and including the transceiver pin.

Are you suggesting to add some kind of high speed transceiver MUX between the 2.5G and 10/100./1000M IPs  and the FPGA transceiver pin ?

0 Kudos
paveetirrasrie_Intel
598 Views

Hello,


Good day to you.

Yes, you may need control logics to identify which interface is active, MAC selection MUX which routes TX/RX data based on control logic but need to ensure only one MAC path is active at a time.


Regards,

Pavee


0 Kudos
paveetirrasrie_Intel
508 Views

Hello,


Good day to you.

Kindly let me know if my previous suggestion helps.


Regards,

Pavee


0 Kudos
paveetirrasrie_Intel
420 Views

Hello,


We didn't hear from you since last update. If you have a new question, feel free to open a new thread to get the support from Altera experts. 

Otherwise, the community users will continue to help you on this thread. 


Thank you.


0 Kudos
Reply