FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5953 Discussions

Avalon-MM Master Read/Write Template

Altera_Forum
Honored Contributor II
1,109 Views

Hi, 

 

I'm using Altera's Avalon-MM Master Read/Write template. 

The problem is, that the adress will not increment automatically. 

For testing I wrote known data in the memory and verified them with NIOS2. 

Reading the data with the template, manually incrementing the adress works fine, but I think this will be slower as I cannot use reasonably the fifo. 

 

Configuration: 

 

 

32bit adressbus 

32bit databus 

 

control_fixed_location=0 

control_read_base=x"0c000000" 

control_read_length=x"00000004"; 

 

for starting reading, I set control_go for one clock_cycle high. 

for reading data, I clock the user_read_buffer input. 

 

attached: signal-tap signals (corr_reader_clock=user_read_buffer) 

 

Any ideas? 

 

Best Regards 

 

Mark
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
92 Views

The address isn't incrementing because you are telling the master to move 4 bytes of data (one transfer and it's done). Typically you tell the master to move multiple words of data in sequential memory locations.

Reply