FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5790 Discussions

Avalon-MM PCIe connecting two FPGAs not working

Honored Contributor I



I try to connect two Cyclone V SoCs by a highspeed transceiver using the Avalon-MM PCIe core. 

One FPGA is configured as root the other as endpoint. The PCIe link between both FPGAs is up (ltssmstate keeps in L0). 

If I try to do a read transaction on the Txs Interface of the root the Avalon bus stalls. As fare as I can see the bus master flag is not set an therefore the state machine is not generating the PCIe packets (no tx_st_* signals are changing). 

How can I set the bus master flag? 

Do I have a wrong understanding for using this cores?
0 Kudos
0 Replies