FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6541 Discussions

Avalon ST Multiplexer -> is it possible to concatenate?

amildm
Valued Contributor I
1,461 Views

Hi, 

 

As for the Avalon ST Multiplexer (Embedded Peripheral) -> is it possible to concatenate such several multiplexers? 

The Avalon ST Multiplexer iself has 16 input interfaces, but I need to multiplex 20. How is it possible? 

 

Thanks!

0 Kudos
9 Replies
sstrell
Honored Contributor III
1,447 Views

No reason why not.  Just connect them together in Platform Designer.

amildm
Valued Contributor I
1,445 Views

Let's say I concatenate them in the following way:

2.jpg

 

 

 

So, how will the inputs in0 through in19 be scheduled on the OUT output?

The in0 .. in19 are packet based 16bits width inputs (with start-of-frame and end-of-frame signals). 

How should I configure the MUX0 and MUX1 so that on the OUT port will be observed packets in0, in1, ... in19 in this certain order (in0, in1, ..., in19)?

Thanks!

0 Kudos
Wincent_Altera
Employee
1,405 Views
amildm
Valued Contributor I
1,389 Views

The Avalon-ST Multiplexer doesn't have the Packet User Signal, only Start of Packet and End Of Packet. 

Again, as for the picture below, 

how will the inputs in0 through in19 be scheduled on the OUT output?

The in0 .. in19 are packet based 16bits width inputs (with start-of-frame and end-of-frame signals). 

How should I configure the MUX0 and MUX1 so that on the OUT port will be observed packets in0, in1, ... in19 in this certain order (in0, in1, ..., in19)?

amildm_0-1704886331580.jpeg

 

Thanks!

 
 

 

 

0 Kudos
Wincent_Altera
Employee
1,246 Views

Hi,


Thanks sstrell for helping to answer on behave.

I wish to follow up with you about this case.

Do you have any further questions on this matter ?

​​​​​​​Else I would like to have your permission to close this forum ticket

 

Regards,

Wincent_Intel

p/s: If any answer from the community or Intel Support is helpful, please feel free to give the best answer or rate 9/10 survey.

0 Kudos
amildm
Valued Contributor I
1,232 Views

The proposed solution is under test, will update the thread with the results 

0 Kudos
sstrell
Honored Contributor III
1,383 Views

I would think you should have cascading muxes so a total of 3: in0-in15 on one, in16-in19 on the second one and the outputs of those two selectable through a third one.

0 Kudos
Wincent_Altera
Employee
1,166 Views

Hi,

 

I wish to follow up with you about this case.

Do you have any further questions on this matter ?

​​​​​​​Else I would like to have your permission to close this forum ticket

 

Regards,

Wincent_Intel

p/s: If any answer from the community or Intel Support is helpful, please feel free to give the best answer or rate 9/10 survey.


0 Kudos
Wincent_Altera
Employee
1,085 Views

Hi

 

As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you.

 

After 15 days, this thread will be transitioned to community support.

The community users will be able to help you on your follow-up questions.

If your support experience falls below a 9 out of 10, I kindly request the opportunity to rectify it before concluding our interaction. If the issue cannot be resolved, please inform me of the cause so that I can learn from it and strive to enhance the quality of future service experiences.

 

Wincent_Intel

p/s: If any answer from the community or Intel Support is helpful, please feel free to give the best answer or rate 9/10 survey.


0 Kudos
Reply