FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6514 Discussions

Avalon-ST Splitter in VIP cause issues

Altera_Forum
Honored Contributor II
‎05-16-2014 09:38 AM
1,509 Views

hello, I did a design with 4 TPG and a mixer (witout alpha) but in reality I will have only one source with 4 differents functions, so I put the Avalon-ST Splitter to have only one TPG and the mixer. Since that moment, the status bit of the mixer is constantly to 0 whereas before it was to 1. I have slightly modify the splitter to remove the "empty" wires because the VIP function don't support it. Any idea ? I use quartus 13.1 with Qsys and a nios II to configure the VIP functions

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-07-2014 08:46 AM
825 Views

I solve the problem by building my own Avalon-St Splitter, because the default IP uses a basic "and" between ready signals but the mixer asks data one channel by one channel.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.