FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

Avalon-ST Splitter in VIP cause issues

Altera_Forum
Honored Contributor II
773 Views

hello, I did a design with 4 TPG and a mixer (witout alpha) but in reality I will have only one source with 4 differents functions, so I put the Avalon-ST Splitter to have only one TPG and the mixer. Since that moment, the status bit of the mixer is constantly to 0 whereas before it was to 1. I have slightly modify the splitter to remove the "empty" wires because the VIP function don't support it. Any idea ? I use quartus 13.1 with Qsys and a nios II to configure the VIP functions

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
89 Views

I solve the problem by building my own Avalon-St Splitter, because the default IP uses a basic "and" between ready signals but the mixer asks data one channel by one channel.

Reply