FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

Avalon Slave Byte Enable Interface

Altera_Forum
Honored Contributor II
887 Views

Hi, 

 

Most Altera IPs come with byte enable interface so that if they were used as Avalon MM slaves, they can respond properly according to the asserted byte enable signal. However, I would like to make my own custom accelerator which can take in the byte enable signal asserted by an Avalon MM Master.  

How is it possible to do this? 

 

Thanks!
0 Kudos
0 Replies
Reply