FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

Avalon Slave supporting burst

Altera_Forum
Honored Contributor II
‎10-11-2011 10:51 AM
1,258 Views

Hi to everybody!! 

 

I am trying to develop a slave able to support burst transfers. Everithing seems to work except the fact that when the burst transfer is done via DMA, it increments the address for every cycle instead of accessing always to the same position. I want to do burst on a single memory position Is it that possible? If the answer is YES, why the DMA increment the address if I am programming it to work with peripheral? Is there any relation between the Avalon signals implemented and this funny behaviour? I just implemented the flow control signals (Datavalid and waitrequest) 

 

Best regards and thank you in advance!!!! 

 

Ricardo
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎10-11-2011 10:59 AM
256 Views

That would be a property of the dma controller. 

An alternate options is to not decode the low address bits on your data fifo.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-11-2011 11:51 AM
256 Views

Yes, I already considered this option. However I do not like it because you have to expand the assigned memmory space.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.