FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

Avalon Streaming Video VIP

Altera_Forum
Honored Contributor II
838 Views

Hi all, 

I'm working with altera VIP and my question is: 

Is possible for an Altera VIP module to set "start of packet" to '1' the next clock cycle after "end of packet" was '1' (in particular "end of packet" of a data packet)? 

I know that the Avalon streaming protocol would allow this but I want to know if Altera VIP modules can behave like this. 

 

Thanks in advance 

Giusepe
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
93 Views

Hi, Giusepe 

Yes of course. If source_ready signal is high, consumer able to accept data in the next clock cycle. All others condition doesn't matter
Reply