FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6403 Discussions

Avalon Streaming Video VIP

Altera_Forum
Honored Contributor II
957 Views

Hi all, 

I'm working with altera VIP and my question is: 

Is possible for an Altera VIP module to set "start of packet" to '1' the next clock cycle after "end of packet" was '1' (in particular "end of packet" of a data packet)? 

I know that the Avalon streaming protocol would allow this but I want to know if Altera VIP modules can behave like this. 

 

Thanks in advance 

Giusepe
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
212 Views

Hi, Giusepe 

Yes of course. If source_ready signal is high, consumer able to accept data in the next clock cycle. All others condition doesn't matter
0 Kudos
Reply