FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6671 Discussions

Avalon Video Streaming Protocol: Control Data packets

Altera_Forum
Honored Contributor II
1,925 Views

Hello, 

 

it seems that I understand something wrong about the representation of imagewidth, imageheigth and interlace-properties in the control data packets and would appreciate another opinion about it. 

 

For example I have a TPG with 800x480, no interlacing, 4:4:4 RGB and 3 color planes in sequence, each color plane represented in 8 bit. How should the control data packet look like? I thought it should look like  

0F 30 02 10 0E 03 

on the dout bus, but I observe  

0F 00 03 02 02 02  

with signal tap. 

 

Thanks for reading and best regards 

 

Andreas
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
712 Views

800 = 0320h 

480 = 01E0h 

 

Only one nibble (4 bits) of the control information is encoded per word. 

 

So the width would be sent as the four nibbles 0, 3, 2, 0. The height would be 0, 1, E, 0. 

 

So looking at the 8 bit data values, I would expect something like: 0F 00 03 02 00 00 01 0E 03
0 Kudos
Altera_Forum
Honored Contributor II
712 Views

Thanks for your reply, I overread that there is only one nibble in each 8 bit symbol. (and also some other things :D)  

 

I guess between 0E and 03 in the code format you posted should be 00. 

 

regards  

 

Andreas
0 Kudos
Altera_Forum
Honored Contributor II
712 Views

Yes, I did miss a 00 between 0E and 03. 

 

It's amazing sometimes how easy it is to miss a mistake like that even though I know I double checked it before posting...
0 Kudos
Altera_Forum
Honored Contributor II
712 Views

This still doesn't explain the erroneous pattern you are seeing.

0 Kudos
Altera_Forum
Honored Contributor II
712 Views

I also logged some wrong valid and ready signals. Now everything seems to be fine with the format.  

 

regards  

 

Andreas
0 Kudos
Reply