Avalon interface

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Avalon interface

895 Views

Hello

I want to know if the avalon slave interface must be Used in conjunction with avalon master interface?

if i configure the rapidio registers through avalon slave interface,there is a addressbus:sys_mnt_s_address and databus:sys_mnt_s_writedata,dose the addressbus and databus must be connected with avalon master's addressbus and databus ?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.