- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi everybody,
I am working on the SGDMA IP in order to transfer data between PC and on-chip memory. I enabled burst transfers in parameters settings of SGDMA. When I'm trying to do burst write (on "on-chip RAM") with longer data size than maximum burst size, there is a problem with the write address (In my example "write burstcount signal width " = 8). The DMA write block is doing correctly the data transfer but between two burst packets the write address return to base address instead of continue with the previous one. With SGDMA burst read operations there is no problem, adress increments correctly between two burst packets. Is it not possible to write longer burst data size than the SGDMA burst size? Thank you for your help! :) TonioLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In fact there is a bug in version 9.0, the SGDMA will split the packet but the address not increase (with master read and write). This issue has been fixed in version 9.1 and 9.1 SP1.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page