- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I did know that Qsys can translate avalon to axi or axi to avalon transparently. but can we get the translation bridge text code?
We would use them outside qsys. thanks
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Any reason that you want to do it outside qsys? We don't recommend user do that as the translator added by the qsys automatically. Doing it outside the qsys might hit a lot of problem, your functionality might broke down if you did not test it correctly in the simulation.
You can look into what interconnect had been added in the qsys.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
are you using Pro ediiton or standard edition? I will look for you.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
If you connect it in the qsys, you will find the name for it.
In the system -> show system with platform designer interconnect, it will show all the translator or extra interconnect over there.
However, for pro edition:
Translator is meant to be used inside the interconnect with transform. Its parameterization depends on overall system configuration and can be correctly done by the transform. Hence the transform was removed from IP catalog. It still gets generated as part of interconnect.
It would be engineering decision to remove it. If you would like to look into the real design, you will have to look into the standard edition.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Team,
May I know how AXI4 interface are converted to AVALON MM interface, I have a DDR4 with Avalon controller interface But my design has the AXI4 interface.
Will the axi-bridge ip from qsys is good enough to do the task ?

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page