Base Address of the PCIe Hard IP of Cyclone V GX

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Base Address of the PCIe Hard IP of Cyclone V GX

987 Views

What is the base address of the BAR(for example BAR0) in the PCIe Hard IP of Cyclone V GX when using Avlon-ST interface.

Because I want to know the offset address of the BAR(for example BAR0), when the PC read or write the BAR.

For example when the user side get a TLP from the PCIe Hard IP of Cyclone V GX, I need to judge the address in the Header1 of the TLP.

But I don't know the offset address which the PC access.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.