FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

Bit Slip logic implementation for Stratix 10 Native PHY with PCS Direct mode

HBhat2
New Contributor II
‎06-24-2019 05:34 AM
572 Views

Hi,

 

As I understood the Native PHY IP for Stratix 10 transceivers, PCS Direct doesn't enable bit slip logic for data alignment on the receiver side. Is there any guidelines to implement Word alignment/ bit slip logic for PCS Direct mode?

 

With Regards,

HPB

0 Kudos

Link Copied

1 Reply
Nathan_R_Intel
Employee
‎07-22-2019 06:56 AM
381 Views
Hie, Please have my apologies as i missed updating your case. I had a few PCS direct question, that I missed updating this case. Yes you are correct, PCS direct does not enable data alignment logic on the receiver side. As for guideline, currently Intel does not have any. Regards, Nathan
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.