FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

Block error

Altera_Forum
Honored Contributor II
‎03-20-2009 08:45 PM
925 Views

I was just did a fresh install of Matlab 2009a, and Quartus 9, and created a new model in Matlab, dropped on a reed-solomon_v9_0 block and tried to run a simulation: 

 

Block error: Error reported by S-function 'sGeneric' in 'reed_solomon_test/reed_solomon_v9_0': An error occurred whilst loading the Cycle Accurate IP / HDL Import / State Machine simulation netlist derived from the file test_core.vo. The corresponding block may need regeneration or its required .mif files may be missing. Please look in the MATLAB Command Window for further information". 

 

Which the command window says: 

"DSP Build Fatal Error: test_core: The simulation model is missing or outdated. The MegaCore block needs to be updated or refreshed" 

 

I removed everything and re-installed, check env variables, and keep getting same error. Any ideas ? 

 

Thanks! 

Dan
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.