FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

Bug in V Series Avalon MM for PCI Express

Altera_Forum
Honored Contributor II
787 Views

When using this component with QSYS (even with a simple example) a compilation error is obtained, because tlbfm_out is declared as OUTPUT in the VHLD/Verilog that references the component pcie_256_avmm_port, when it should be INPUT. 

 

The fix is simple 

 

In the file <quartus instalation directory>\ip\altera\altera_pcie\altera_pcie_hip_256_avmm\pcie_256_avmm_port.tcl 

 

in the lines 

add_to_no_connect tlbfm_in 1001 out 

add_to_no_connect tlbfm_out 1001 in 

 

replaces "out" by "Output" and "in" by "Input". 

 

Best regards.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
105 Views

Thanks lot for sharing.

Altera_Forum
Honored Contributor II
105 Views

By the way, you might also want to report this to Altera to get them fix the bug.

Reply