FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5984 Discussions

Building a SERDES interface between two SIIIs

Altera_Forum
Honored Contributor II
787 Views

Hi forum 

 

I wonder if you could give me some pointers on examples of using the LVDS_RX/TX IP blocks to build a SERDES interface between two SIIIs. I don't have all the requirements available yet, but some general pointers would be most useful. All I really know is that I have 10-15 16-bit registers that are updated at a rate of 100MHz on one box, and I need to get them over to the second box via a SERDES interface. How do I determine the number of channels, deserialization factor, data rate, etc. 

 

Many thanks in advance for any guidance you can provide. 

 

Kurt
0 Kudos
0 Replies
Reply