FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

Burst size and burst length Avalon MM bridge

Altera_Forum
Honored Contributor II
‎03-10-2017 11:23 PM
1,122 Views

Hi,  

 

I am using the avalon memory mapped bridge to interface the FPGA with an external DDR2 chip.  

The naming conventions are a little confusing to me.  

 

In the DDR2 SDRAM controller uniPHY IP, I see a field - Maximum avalon-MM burst length, whereas in the avalon MM pipeline bridge IP, I see - Maximum burst size. 

My understanding is that they are the same.  

Reason - I looked at the interconnect on qsys, and I see no burst adapter being used. However, this is my understanding and I might be wrong. Can someone confirm this for me? 

 

Thanks,  

VK
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-13-2017 06:03 AM
300 Views

Yes, they are the same. 

In DDR2, the port name is avl_size which have the same meaning like burst size in Avalon MM pipeline. 

 

(This message was posted on behalf of Intel Corporation)
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.