FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Burst size and burst length Avalon MM bridge

Altera_Forum
Honored Contributor II
960 Views

Hi,  

 

I am using the avalon memory mapped bridge to interface the FPGA with an external DDR2 chip.  

The naming conventions are a little confusing to me.  

 

In the DDR2 SDRAM controller uniPHY IP, I see a field - Maximum avalon-MM burst length, whereas in the avalon MM pipeline bridge IP, I see - Maximum burst size. 

My understanding is that they are the same.  

Reason - I looked at the interconnect on qsys, and I see no burst adapter being used. However, this is my understanding and I might be wrong. Can someone confirm this for me? 

 

Thanks,  

VK
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
138 Views

Yes, they are the same. 

In DDR2, the port name is avl_size which have the same meaning like burst size in Avalon MM pipeline. 

 

(This message was posted on behalf of Intel Corporation)
Reply