FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

C10 HDMI VIP

JLee25
Novice
230 Views

Hi,

I am testing the C10 GX HDMI VIP reference design.

https://fpgacloud.intel.com/devstore/platform/18.0.1/Pro/cyclone-10-gx-hdmi-4kp60-with-video-and-ima...

And I noticed that the frame buffer setting of this project is configured to 512-bit instead of 256-bit.

I suppose 256-bit shall meet the connection requirement.

Why you use 512 instead?

 

BRs,

Johnson

0 Kudos
3 Replies
Deshi_Intel
Moderator
89 Views

HI Johnson,

 

You are right. For 32 bit DQ DDR3, we only need 256 bit width to interact with the frame buffer.

 

The existing design of 512 bits on the frame buffer is to reserved for future expansion plan.

 

Thanks.

 

Regards,

dlim

JLee25
Novice
89 Views

Hi dlm,

Thank you for the reply.

 

Regards,

Johnson

Deshi_Intel
Moderator
89 Views

You are welcome !

Reply