FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

COMPLETION TIMEOUT CONFIGURATION IN P-TILE AVMM IP FOR PCIE

rkv
Beginner
315 Views

I want to configure the completion timeout value of P-tile AVMM IP for PCIe. I didn't see any option to do so in the IP. Can anyone help me out with the issue?

0 Kudos
6 Replies
Rahul_S_Intel1
Employee
306 Views
rkv
Beginner
301 Views

Kindly note that we are using Intel P-Tile AVMM IP for PCIe, not Intel P-Tile AVST IP for PCIe.

Rahul_S_Intel1
Employee
296 Views

Hi,

 Kindly note the completion time out is been disabled in stratix 10 , irrespective of Avalon ST or MM

rkv
Beginner
291 Views

Could you please make it clear? Does 'disabled' means

1)CTO value can't be changed. If so what's the default CTO value?

2)Completion Timeout won't happen. So the P-Tile IP for PCIe will wait for the response indefinitely

rkv
Beginner
277 Views

we are stuck at this point, kindly reply

Rahul_S_Intel1
Employee
268 Views

Hi,

CTO value can't be changed. If so what's the default CTO value?

>> I do not have a default value for the completion time out 

2)Completion Timeout won't happen. So the P-Tile IP for PCIe will wait for the response indefinitely

No, Timeout will happen, the time out is implemented in HIP ( Hard Ip)

Only difference from other family of Intel FPGA devices is that , customer cannot change the Time out value ,. The Time out will happen by the default value in HIP.

Reply