FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

CXL Example Design simulation: long simulation time

RicardoC
Beginner
‎03-08-2023 03:04 PM
898 Views

Hi,

The Type 3 simulation for the CXL Example Design, v1.7, takes almost 5 hours to complete. It seems that the transactions happen through the serial interface, including the BFM in the testbench.

Is there a way to bypass the serial interface and connect the BFM to the PIPE (or AIB) of the Soft Wrapper?

Is there a way to skip the link negotiation and initializations of the physical interface?

Thank you,

Ricardo.

0 Kudos

Link Copied

2 Replies
JohnT_Intel
Employee
‎03-09-2023 12:04 AM
881 Views

Hi,


Currently there is no way to skip it.


0 Kudos
Copy link
RicardoC
Beginner
‎03-13-2023 10:49 AM
833 Views
In response to JohnT_Intel

Thank you.

In response to JohnT_Intel
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.