FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5949 Discussions

Calculate M9K Memory Blocks

Altera_Forum
Honored Contributor II
1,328 Views

Hello, 

I try to calculate my need of M9K blocks. 

My device (Cyclone III) has 432 blocks and I think that each block can has this sizes: 

8192 × 1 

4096 × 1 

2000 × 4 

1024 × 9 

512 × 18 

256 × 36 

If my Clocked Video Input FIFO, buffers 1920px with RGB in parallel, there is a need of two 1024x9 (2*1024x9 = 2048x9) blocks for each color. So I need 6 M9K blocks for this task. 

 

Then I have to calculate the FIFOs of the Frame Buffers. I have a write and read only FIFO depth of 256 and a master port width of 128. 128/36=3.555 => 4. So there are 4 M9K blocks of 256x36 for write and for read FIFO. 

 

Is this right? 

 

Thank you!
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
150 Views

It looks right, yes. When you compile the Quartus project you can open the fitter report and see the resource utilisation by entity to verify your values.

Altera_Forum
Honored Contributor II
150 Views

 

--- Quote Start ---  

It looks right, yes. When you compile the Quartus project you can open the fitter report and see the resource utilisation by entity to verify your values. 

--- Quote End ---  

 

 

Thank you! I don't knew that I can see this values in the fitter report.
Reply