Calibration fail with HP DDR2 controller

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Calibration fail with HP DDR2 controller

1,014 Views

im using the HP DDR2 controller with 5 discrete DDR2 components (4+1 ECC)

i get an error during calibration..

when i looked at the write & read cycles i saw that i write the same pattrern as the simulation but i cant read the exact data. the simulation is OK but in real life i read one bit less at the start of the data & one bit less at the end..

ive gone over all the controls (cas,RAS,CS,CKE,ODT) & the CK,CK~..

i really am stuck..

is there any idea??

im attaching the wr & rd cycles during calibration - will attach later

thnx

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.