FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

Can anybody tech me what is the detail of the local_address in the DDR2 ug

Altera_Forum
Honored Contributor I
740 Views

I have looked in every DDR2 documents,but can't find the detail of the local_address. 

I just know that local_address which include the columns,the rows,the banks.but i know know the order.  

Thanks in advance
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
74 Views

i find a document called "ddr and ddr2 sdram high-performance controllor user gude",it descript the local_address.

Reply