FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Can not stop next concecutive rx_st_sop

gena
Beginner
422 Views

Hello,
Can anyone in intel help to solve my following issue on pcie core?

I’m designing the PCIe add-in card that has intel FPGA, and using PCIe hard-ip core below.
-Cyclone10GX
-X4, gen1.1a
-Endpoint, Avalon-st
I’m debugging memory and register accesses through the pcie core on the card, by using our diagnostic software.
During debugging, I observed the following symptom on TLP data stream form the core.

Symptom:
Usually, there is no issue on rx_st_sop behavior.
However, by increasing TLP traffics, I observed that core has hold rx_st_sop asserted intermittently, even though user-logic does de-assert rx_st_ready.
Now my user-logic cannot handle TLP packet with this symptom.

I’d like to know if this is a normal behavior of the pcie ip core.
and I’d like to know how to sop next consecutive rx_st_sop in this case.

What do think?
Regards,

0 Kudos
10 Replies
Rahul_S_Intel1
Employee
405 Views

To confirm you are using PCIe Avalon ST and User logic right 

gena
Beginner
400 Views

Hello,
Yes, I’m using PCIe Avalon-ST interface and User logic for its control.

Rahul_S_Intel1
Employee
389 Views

Hi,

 I gone through the data base from our system of the issue reported from your side , I could not able to see any one have reported the same behaviour by increasing the TLP.

 

For further issue debugging ,the issue have to replicate inhouse , that limitation is there

 

 

 

 

gena
Beginner
376 Views

Hello,

Do you have any comments on the followings?
-Possible root cause.
-How to proceed to debug with the core.

I’d like to have off-line communication regarding this symptom with intel.
For further debugging, could you email me intel’s contact information or direct me to the person?

Thank you.
Regards,

Rahul_S_Intel1
Employee
372 Views

Taking in to private converstation 

gena
Beginner
350 Views

Hello,

Do you have any updates on this subject?

Rahul_S_Intel1
Employee
345 Views

Hi , 

I have sent a private conversation with you , kindly update the details. So that , I can directly debug your design 

gena
Beginner
341 Views

Hello,

Something wrong. I sent email twice Intel Customer Support this week. sounds like I can not reach you.

Do you have a file drop or FTP link?

Could you email me the above link?

Thank you.

Rahul_S_Intel1
Employee
338 Views

As per our policies , we are not encouraged to share the file by FTP. If you could not reply to my Email , is it possible to send private message 

gena
Beginner
329 Views
Reply