FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

Can we inject SEUs in the user flip-flops with the Fault Injection IP core? (Arria 10)

HGUZM3
Beginner
403 Views

Hi,

 

We are considering the Arria 10 for a project. We have studied the SEU injection IP core documentation, which shows it can inject faults in the configuration memory.

 

We would like to know whether it's possible to also emulate SEUs in the user flip-flops using the SEU IP core or with some other alternative.

 

Kind regards

0 Kudos
1 Solution
SreekumarR_G_Intel
127 Views
Hello , Yes , You can use the Fault injection IP cores along with emr IP for the Arria 10 to inject the fault. In the Quartus prime there is option for the Fault Injector debugger, using the debugger you can inject the fault and observe how advanced SEU IP detecting the error. Detailed information of fault injection in below link user guide. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_fault_injection.pdf Thank you , Regards, Sree

View solution in original post

1 Reply
SreekumarR_G_Intel
128 Views
Hello , Yes , You can use the Fault injection IP cores along with emr IP for the Arria 10 to inject the fault. In the Quartus prime there is option for the Fault Injector debugger, using the debugger you can inject the fault and observe how advanced SEU IP detecting the error. Detailed information of fault injection in below link user guide. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_fault_injection.pdf Thank you , Regards, Sree
Reply