FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
6154 Discussions

Clock and reset interfacing HDL file and DSP advanced design

Honored Contributor II

Hi everyone, 


I have a question concerning the inteface between a HDL file imported thanks to the block 'HDL Import' and a design implemented with the DSP advanced blockset. 


My question is how should I connect the input ports, clock and reset, of my HDL blackbox in order to have everything working correctly in synchronous? 


thanks in advance
0 Kudos
0 Replies