FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5887 Discussions

Clock and reset interfacing HDL file and DSP advanced design

Honored Contributor II

Hi everyone, 


I have a question concerning the inteface between a HDL file imported thanks to the block 'HDL Import' and a design implemented with the DSP advanced blockset. 


My question is how should I connect the input ports, clock and reset, of my HDL blackbox in order to have everything working correctly in synchronous? 


thanks in advance
0 Kudos
0 Replies