FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6019 Discussions

Coefficient reload problem of FIR IP core

LYW
Beginner
137 Views

Dear all,

         I am using Quartus II (Prime 18.1) to write verilog program, hoping to realize coefficient reload of FIR IP core, and the simulation results through ModelSim are correct, and all signals actually entering FIR are correct through signal tap.

        However, the actual data from FIR is still the data before parameter overload, that is to say, the FIR Coefficient reload does not play a role in the actual operation.May I ask what causes this?

 

Thanks in advance,

 

Regards,

LYW

 

0 Kudos
0 Replies
Reply