FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
6153 Discussions

Controling transceiver polarity in 10GBASE-R PHY IP

Altera_Forum
Honored Contributor II
‎02-24-2011 10:24 AM
841 Views

Is it possible to control the transceiver input/output polarity with the 10GBASE-R PHY IP? It seems to work with XAUI IP.

0 Kudos

Link Copied

0 Replies
Reply

For more complete information about compiler optimizations, see our Optimization Notice.