FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

Controling transceiver polarity in 10GBASE-R PHY IP

Altera_Forum
Honored Contributor II
811 Views

Is it possible to control the transceiver input/output polarity with the 10GBASE-R PHY IP? It seems to work with XAUI IP.

0 Kudos
0 Replies
Reply