According to the "JESD204B Intel FPGA IP User Guide", on Cyclone 10 GX bandwidth is limited to 6.25 Gbps. Does anyone know what's the source of this limit?
Is there a way to overcome it with custom implementation (less generic one) or am I better of with different fpga?
